- EP105
- 參考價格:
- 發(fā)布者:凌曄科技
- 查看更多 EP105 供應商 獲取更低報價
查看此店鋪所有供求信息 聯(lián)系人:陳小姐 電話:13544017528 手機:13544017528 地址:廣東省深圳市福田區(qū)中航路華強廣場C座13L 服務: 價格: 綜合: 營業(yè)時間:全年營業(yè) QQ/微信/Skype: |
詳細信息
品牌:微驅
封裝:LQFP64
批號:15+
數(shù)量:500
描述:Overview
EP105 is a supper high speed 10-bit LVDS (Low Voltage Differential Signal) transmitter capable of transmitting LVDS outputs at 150 Mhz clock rate. The chip adopts Explore’s proprietary eLVDS (Enhanced LVDS) technology which was developed for supper high speed LVDS interface.
EP105 along with EP106 (eLVDS receiver) support single link transmission between the host and the flat panel display up to 1080p resolution. The chip converts 32 bits (10-bits/color, 2 dummy bits) of CMOS/TTL data and 3 control bits into 5 LVDS data streams. At the maximum input clock rate of 150MHz, each LVDS differential data pair speed is 1.05 Gbps, providing a total throughput of 5.25 Gbps. The transmitter can be configured to input clock rising edge or falling edge strobe through an external pin.
Feature
• Support 8MHz to 150MHz clock rates from NTSC to 1080p resolution
• Up to 5.25Gbps bandwidth
• PLL requires no external components
• Cycle-to-cycle jitter rejection
• Programmable data and control strobe select
• Reduced swing LVDS supported
• Power down mode supported
• Pin-out Compatible with Explore EP103
• Single 3.3V CMOS design
• 64-pin LQFP
深圳市凌曄科技有限公司
廣東省深圳市福田區(qū)華強廣場C座13L
TEL:0755-83660559
QQ:869030400
E-mail:869030400@qq.com
封裝:LQFP64
批號:15+
數(shù)量:500
描述:Overview
EP105 is a supper high speed 10-bit LVDS (Low Voltage Differential Signal) transmitter capable of transmitting LVDS outputs at 150 Mhz clock rate. The chip adopts Explore’s proprietary eLVDS (Enhanced LVDS) technology which was developed for supper high speed LVDS interface.
EP105 along with EP106 (eLVDS receiver) support single link transmission between the host and the flat panel display up to 1080p resolution. The chip converts 32 bits (10-bits/color, 2 dummy bits) of CMOS/TTL data and 3 control bits into 5 LVDS data streams. At the maximum input clock rate of 150MHz, each LVDS differential data pair speed is 1.05 Gbps, providing a total throughput of 5.25 Gbps. The transmitter can be configured to input clock rising edge or falling edge strobe through an external pin.
Feature
• Support 8MHz to 150MHz clock rates from NTSC to 1080p resolution
• Up to 5.25Gbps bandwidth
• PLL requires no external components
• Cycle-to-cycle jitter rejection
• Programmable data and control strobe select
• Reduced swing LVDS supported
• Power down mode supported
• Pin-out Compatible with Explore EP103
• Single 3.3V CMOS design
• 64-pin LQFP
深圳市凌曄科技有限公司
廣東省深圳市福田區(qū)華強廣場C座13L
TEL:0755-83660559
QQ:869030400
E-mail:869030400@qq.com
法律聲明:本站只提供信息交流平臺,各交易者自己審辨真假,如有損失,本站概不負責。
警方提示:網(wǎng)上買、賣商品要謹慎小心,以免上當受騙。
警方提示:網(wǎng)上買、賣商品要謹慎小心,以免上當受騙。
所有評論
商品評論()
最新評論